





FIG 4






F/G. 6





9/17 **F/G. 9**






FIG. 11 PRIOR ART





FIG. 12 PRIOR ART



COMMON BUS В ပ <u>-</u> 8 ூ FIG. 13 PRIOR ART CM CONTROLLER 중 **(©** 21 MPU CPU#1 ACCESS CONTROLLER 721 0 Θ MPU () CPU#0

COMMON BUS о • semf 픙 **⊕** FIG. 14 PRIOR ART CONTROLLER 중 <u></u> **©** MPU ACCESS CONTROLLER 0 Θ MPU @

COMMON BUS • D C B d c b a semf 3 • <u>(O</u> CM FIG. 15 PRIOR ART 24 중 4 MPU CPU#1 ACCESS CONTROLLER **©** Θ MPU CPU#0 0

COMMON BUS 8 In I-I-I-Id C ba ပ semf 8 Z 4 FIG. 16 PRIOR ART CM . CONTROLLER 종 <u>ල</u> **©** ACCESS CONTROLLER 21 \bigoplus MPU (@ CPU#1 12_0 21 MPU CPU#0

COMMON BUS C B semf 중 9 4 5 CM CONTROLLER FIG. 17 PRIOR ART 픙 **6 ©** CONVENTIONAL LSI CHIP 121 ACCESS CONTROLLER 731 MPU CPU#1 **®** 722 120 ACCESS CONTROLLER **(3)** <u>(</u>) MPU CPU#0